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Heterostructures of n-GaN/n-6H–SiC grown by hydride vapor phase epitaxy sHVPEd and
molecular-beam epitaxy sMBEd are characterized with the current–voltage sI–Vd, capacitance–
voltage sC–Vd, and deep level transient spectroscopy sDLTSd techniques. Using different contact
configurations, the I–V results reveal a rectifying barrier in the n-GaN/n-6H–SiC heterostructures.
When GaN is negatively biased, the current is exponentially proportional to the applied voltage with
the built-in barrier being 0.4–1.1 eV for the HVPE samples and 0.5 eV for the MBE sample. DLTS
measurements reveal intense band-like deep level states in the interfacial region of the
heterostructure, and the Fermi-level pinning by these deep level defects is invoked to account for the
interfacial rectifying barrier of the heterostructures. © 2005 American Institute of Physics.
fDOI: 10.1063/1.1886906gGaN/SiC heterostructures have important technological
relevance, as SiC is a good substrate for growing GaN-based
device structures, such as the high electron-mobility transis-
tors sHEMTsd, due to the relatively close lattice match be-
tween SiC and GaN and its high thermal conductivity.1 Dis-
locations and stacking faults have been identified at the
GaN/SiC interface.2,3 These extended defects are expected
to degrade the characteristics of the devices. They may, for
example, provide a source of leakage current in GaN-based
HEMTs limiting the frequency of operation.1 In the past,
electrical and optical characterizations of GaN-based hetero-
bipolar transistors showed that interface-related deep levels
existed in the GaN/SiC n– p heterojunctions.4–6 However,
little is yet known about the electrical properties of n–n
GaN/SiC heterojunctions prepared by epitaxial growth of
GaN directly on n-SiC substrates. In this work, we present
an electrical characterization of n-GaN/n-6H-SiC hetero-
structures grown by hydride vapor phase epitaxy sHVPEd
and molecular-beam epitaxy sMBEd that indicates the exis-
tence of a Schottky-like rectification barrier between the thin
GaN epifilm and the n-6H–SiC substrate.
The GaN/SiC heterostructures were fabricated by grow-
ing GaN epilayers directly on the Si-face 6H–SiC substrate
using HVPE and MBE. For the HVPE samples, a 500 nm
undoped GaN layer was deposited directly swithout a buffer
layerd on a 2 in. Lely grown, nitrogen-doped 6H–SiCs0001d
sn<131018 cm−3d, according to the specification of the sup-
plier, TDI Inc. The wafer was cut into pieces that measured
333 mm2 in size. For the MBE sample, the growth details
can be found in Ref. 7. The GaN/SiC samples were rinsed
consecutively in boiling acetone, ethanol, and de-ionized wa-
ter before being chemically treated in HCl/HF acid solution
to remove the excess metal or oxidation layer. Ohmic con-
tacts on the SiC side were then fabricated by thermally
evaporating Ni dots 2 mm in diameter followed by 700 °C
annealing in flowing argon gas, whereas those on the GaN
side were made by thermally depositing 2 mm diameter In
dots followed by 350 °C annealing in flowing N2 gas.
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surements were performed using a HP semiconductor ana-
lyzer s4145Ad and a capacitance meter sBoonton 72Bd. Deep
level transient spectroscopy sDLTSd measurements were car-
ried out with a reverse bias, Vr, ranging from 0 to −1 V and
a forward filling pulse Vp=0.5 V.
The I–V measurements were performed on the
GaN/SiC heterostructures using different contact configura-
tions srefer to the inset of Fig. 1d. Typical I–V data corre-
sponding to these configurations are given in Fig. 1. The data
in Fig. 1sad suggest that electrical conduction within the GaN
and the SiC layers are ohmic. However, for the case of I–V
measurements made across the n-GaN/n-6H–SiC hetero-
junction, the data of Fig. 1sbd show strong rectification char-
acteristics. Since that the In/GaN and Ni/SiC contacts are
ohmic within the same layer, such highly nonlinear
FIG. 1. I–V characteristics for different contact configurations depicted in
the inset. sad I–V curve measured between contact A1 and A2 smd and I–V
curve measured between contact B1 and B2 snd. sbd I–V curve measured
between contact A1 and B1. ssd for HVPE and sPd for MBE grown sample,
respectively. During the measurements, the SiC terminal was taken as the
voltage reference, and GaN was biased either positively or negatively.
© 2005 American Institute of Physics2-1
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n-GaN/n-6H–SiC heterojunction.
For the GaN side negatively biased, the obtained I–V
curves of Fig. 1sbd are fitted well with an exponential expres-
sion I= I0 expsqV /nkTd. The barrier height swd and ideality
factor snd are found to be 0.67 eV and 1.8, respectively. It is
worth noting that for different samples cut from different
locations of the same 2 in. HVPE wafer, I–V measurements
lead to the extraction of the barrier height varying from
0.4 to 1.1 eV. This variation suggests an inhomogeneous
distribution of barriers across the 2 in. wafer. For the MBE
sample with a size of 1133 mm2, the I–V curves yield a
barrier height of w<0.5 eV.
To understand the rectifying behavior observed in these
n–n GaN/SiC heterojunctions, one first notes that there ex-
ists an offset between the conduction bands of GaN and 6H–
SiC. Previous studies of n-GaN/ p-6H–SiC junctions have
given a band offset value of DEC=−0.1 eV for a type II
heterojunction.5,6 On the other hand, I–V and C–V measure-
ments of Schottky barrier heights with different metals such
as Au, Pd, and Pt made on n-GaN and n-6H–SiC separately
resulted in a value of DEC=−0.18–0.45 eV for the conduc-
tion band offset.8 All of these values are, however, far
smaller than the derived 1.1 eV for the barrier height of the
heterojunction in this experiment. Therefore, it is unlikely
that the observed barrier originates solely from the conduc-
tion band offset at the n-GaN/n-6H–SiC heterojunction.
Moreover, the observed rectifying behavior of the hetero-
junction cannot be explained by the Anderson model9 for
n–n semiconductor heterojunctions because of the presence
of a high density of dislocations at the heterointerface. The
Anderson model, which is valid for materials with less than
1% lattice mismatch, assumes an abrupt semiconductor–
semiconductor interface and negligible interface states. For
GaN/SiC heterostructures, however, although SiC is more
closely lattice matched to GaN than most other substrates,
the 3.4% lattice mismatch between the two materials is still
quite large and inevitably leads to a high density of misfit
dislocations at the heterointerface as revealed by TEM
and EBIC experiments.2,3 In a previous study of
n-GaN/n+-GaAs heterostructures,10 it was found that the
structure behaved like a back-to-back diode or a metal–Downloaded 08 Nov 2006 to 147.8.21.97. Redistribution subject to Ainsulator–semiconductor device depending on the growth
condition. This result indicates that defects at the heteroint-
erface are electrically active, which alter the energy band
diagram.
To investigate the deep level interface states of the rec-
tifying junctions, DLTS measurements were performed. The
resulting spectra under different reverse biases sVrd and fill-
ing pulse amplitudes sVpd for one of the samples are shown
in Fig. 2. For Vp fixed at 0.5 V and varying Vr from
−0.5 to −1.0 V, an intense DLTS peak with the peak posi-
tion dependent upon Vr was observed. The voltage depen-
dence of the peak position indicates a continuum of sband-
liked states in the gap.11,12 Moreover, the DLTS peaks
measured under forward filling pulse conditions suggest that
the traps are in the interface region. The apparent activation
energy of the trap ET deduced from the Arrhenius plot is
0.4–0.9 eV below the conduction band depending on the
applied reverse bias voltage.
From the previous discussion, we believe there are band-
like deep level traps in the interfacial region between GaN
and SiC. A model in terms of Fermi-level pinning by the
band-like states at the heterointerface is thus suggested to
explain the observed interface barrier. Figure 3 depicts sche-
matically the band bending under different bias conditions.
FIG. 2. DLTS spectra of n-GaN/n-6H–SiC heterostructure under various
reverse bias conditions. A rate window of 6.82 ms was used in the measure-
ments. The inset shows the filling pulse Vp and reverse bias VT applied to
sample for DLTS measurements.
FIG. 3. Schematic energy band diagram of an n–n
GaN/SiC heterojunction with the band-like interface
states and biased sad at zero, sbd negatively, and
scd positively.IP license or copyright, see http://apl.aip.org/apl/copyright.jsp
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with a peak density of states located far below the Fermi
level.13–15 The interface potential FsV ,xd can then be ex-
pressed as a function of the applied voltage V and the dis-
tance x from the interface sor the depletion widthd according
to:
FsV,xd = H− sqN1/2«1dsx − x1d2 + V + D , 0 ł x ł x1,
− sqN2/2«2dsx + x2d2, − x2 ł x ł 0,
J
s1d
x1 =˛2«1fV + D − FsV,0dgqN1 s2d
x2 =˛2«2FsV,0dqN2 s3d
where N and « are the concentration of the ionized space
charge and dielectric constant, respectively. The subscript 1
and 2 denote the corresponding parameters for GaN and SiC,
respectively. D accounts for the differences in work function
and electron affinity between GaN and SiC. When GaN is
negatively biased fFig. 3sbdg, the potential barrier above Ec
of GaN will decrease from −fFs0,0d−Dg to fV− sFsV ,0d
−Ddg and the I–V curve will follow an exponential relation
I ,expfV− sFsV ,0d−Ddg /kT. When the GaN is positively
biased fFig. 3scdg, electrons from the interface states can tun-
nel into the GaN by multistep hopping through the depletion
region and the unoccupied interface states will be refilled by
electrons again via hopping from the SiC side. The C–V
measurements carried out on two of the HVPE samples give
rise to high densities of the ionized space charge s6–9
31019 and 3–531020 cm−3d. As can be seen from the pre-
vious discussion, when the GaN is positively biased, the
measured space-charge density will be dominantly the ion-
ized interface traps. Indeed, the carrier concentration of GaN
estimated from the resistivity measurements of the control
samples with the same growth condition is many orders of
magnitude lower than that obtained from the C–V measure-
ment.
As for the origin of the high density, band-like deep level
states at the GaN/SiC interface inferred from DLTS mea-
surements, previous experiments by various techniques have
already shown that high density of defects sup to
1010–1012 cm−2d exist in the epitaxial GaN thin films on SiC
substrate. For such interfaces, Fermi-level pinning will occur
at the dislocation states, which results in carrier depletion in
a region around the dislocation. The misfit dislocations lie in
the interface of GaN/SiC, and the introduced deep level
states deplete free charge carriers in the GaN layer. By solv-
ing Poisson’s equation determining the radius rs of the deple-
tion boundary, one may yield an expression for the Fermi-
level pinning position as14
w = qNrs
2/2«flnsrs/r0d − 0.5g s4d
where r0 denotes the effective radius of the dislocation. Tak-
ing the value of the doping concentration n in GaN to be
831016 cm−3, as estimated from the resistivity measure-
ment, and the effective radius of the dislocation r0 to be
5–50 nm,3,16,17 the calculated pinning position w is aboutDownloaded 08 Nov 2006 to 147.8.21.97. Redistribution subject to A0.5–1.2 eV from GaN conduction band edge. This value
compares well with the n–n GaN/SiC interface barrier
height derived earlier from the I–V measurements, assuming
that the Fermi level is close to the conduction band edge of
GaN. Finally, we would like to point out that the defect
structure at the GaN/SiC interface is much more compli-
cated than that of a grid of misfit edge dislocations as pic-
tured here. Indeed, besides other extended defects such as
stacking faults, grain boundaries, etc., there exists a high
density s109–1010 cm−2d of threading dislocations interacting
with the misfit dislocations.8 How these defects affect the
analysis and the electrical parameters of the heterojunction
needs further investigation.
In conclusion, GaN films epitaxially grown on
n-6H–SiC substrates have been investigated for their elec-
trical properties. A rectifying behavior due to an interface
barrier at the n-GaN/n-6H–SiC heterostructure is observed,
which is attributed to Fermi-level pinning by interface de-
fects. According to DLTS experiments, there exist band-like
deep level states in the GaN energy band gap, which may
originate from structural defects at the heterointerface. Using
a Fermi-level pinning model, the calculated barrier height
compares well with the experimental value.
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